



Fig. 1

150

(TOP VIEW)

10	V <sub>DD</sub>	GND		V <sub>DD</sub>	GND	V <sub>DD</sub>					V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>		GND	V <sub>DD</sub>
9																
8	V <sub>DD</sub>	CMD	V <sub>DD</sub>	GND	GND <sub>a</sub>	GND <sub>a</sub>	V <sub>DD</sub>	V <sub>DD</sub>	GND	GND	V <sub>DD</sub>	V <sub>DD</sub>	GND	GND	V <sub>CMOS</sub>	V <sub>DD</sub>
7	DQA8	DQA7	DQA5	DQA3	DQA1	CTMN	CTM	RQ7	RQ5	RQ3	RQ1	DQB1	DQB3	DQB5	DQB7	DQB8
6																
5																
4	GND	DQA6	DQA4	DQA2	DQA0	CFM	CFMN	RQ6	RQ4	RQ2	RQ0	DQB0	DQB2	DQB4	DQB6	GND
3	GND	SCK	V <sub>CMOS</sub>	GND	V <sub>DD</sub>	GND	V <sub>DDA</sub>	V <sub>REF</sub>	GND	V <sub>DD</sub>	GND	V <sub>DD</sub>	SIO0	SIO1	GND	
2																
1	V <sub>DD</sub>	GND		GND	V <sub>DD</sub>	GND					GND	GND	GND		GND	V <sub>DD</sub>
	A	B	C	D	E	F	G	H	I	K	L	M	N	P	R	S

Fig. 2